# Hailan Zhang Shanbhag

Email: hshanbha@illinois.edu Website: hailanshanbhag.web.illinois.edu Address: 462 Coordinated Science Laboratory University of Illinois at Urbana-Champaign 1308 West Main Street, Urbana, IL 61801

Area of Interest: Wireless sensing and communications, machine learning, environmentalism

#### Education

École polytechnique fédérale de Lausanne Ph.D., Computer and Communication Sciences Advisor: Haitham Hassanieh

University of Illinois at Urbana-Champaign Master of Science, Electrical and Computer Engineering Advisor: Haitham Hassanieh

University of Illinois at Urbana-Champaign Bachelor of Science, Computer Engineering

#### Skills

Languages: Python, MATLAB, C/C++, Verilog/SystemVerilog, x86 Software/Frameworks: Eagle, KiCad, mmWave Studio, CUDA Spoken Languages: English, Mandarin Chinese

### **Research Experience**

Graduate Research Assistant UIUC, Prof. Haitham Hassanieh Contactless Material Sensing with mmWave

> • Created a system with Texas Instruments 77 GHz mmWave radar boards and applying machine learning techniques to accurately classify materials and objects.

## Interference Mitigation

Validating and running simulations for various radar interference mitigation techniques. •

Senior Research Project & Thesis

UIUC, Prof. Haitham Hassanieh

- Calibrated four 60 GHz Qualcomm phased array antennas to construct a 12x12 MIMO array for both a transmitter and receiver (hardware acquired from the M-Cube project of UCSD).
- Measured beam patterns of the transmitter and receiver radios and prepared the hardware for future applications.

Undergraduate Research Assistant

May 2018 – May 2019

August 2021 – December 2022

January 2023 – present

August 2021 – December 2022 GPA: 4.0./4.0

> August 2017 - May 2021 GPA: 3.8./4.0

August 2020 - May 2021

## UIUC, Prof. Viktor Gruev

- Designed and fabricated a PCB for a Hamamatsu CMOS area image sensor realizing lownoise multi-spectral imaging for image-guided surgery and underwater polarization imaging.
- Began programming XEM7310 OpalKelly FPGA in Verilog to communicate with and process LVDS pixel data received from the image sensor.
- Communicated to the FPGA using OpalKelly's FrontPanel C++ API to interface through a PC.

## Honors & Awards

Promise of Excellence Fellowship TI Women STEM Stars Scholarship August 2021 – May 2022 August 2017 – May 2021

June 2019 - August 2019

#### **Relevant Coursework**

Random Processes, Signal Processing, Digital Communications, Wireless and Communication Networks, Machine Learning

## **Internships & Activities**

Silicon Verification Intern Sunnyvale, CA, Microsoft

- Enhanced a UVM based verification IP by providing support for OCP VIPs.
- Created a translation layer from the AXI protocol to the OCP protocol, which was integrated into an inhouse verification IP.
- Integrated part of the translation layer via fully synthesizable code to reuse an inhouse AXI slave.